Skip to content
GitLab
Explore
Sign in
Register
All
Name
Prioritized labels
0
Drag to reorder prioritized labels and change their relative priority.
Labels
78
VHDL
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
VHDL數位邏輯設計入門實務
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
Verilator
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
Verilog
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
Verilog硬體描述語言實務 第二版
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
Vivado
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
Yosys
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
bug
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
confirmed
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
critical
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
discussion
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
documentation
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
enhancement
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
nextpnr
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
suggestion
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
support
敏捷攀樹協會 / 社群 / Digital Logic Design
Issues
Merge requests
不緊急
敏捷攀樹協會 / 社群 / Digital Logic Design
緊急程度,目前不緊急
Issues
Merge requests
中等緊急
敏捷攀樹協會 / 社群 / Digital Logic Design
緊急程度,目前還好
Issues
Merge requests
回家作業
敏捷攀樹協會 / 社群 / Digital Logic Design
有關 回家作業 的事務、活動、訓練與課程等
Issues
Merge requests
大學
敏捷攀樹協會 / 社群 / Digital Logic Design
有關大學的事務、活動、訓練與課程等
Issues
Merge requests
Prev
1
2
3
4
Next